

High Output Voltage Gain DC/DC Boost Converter Suitable for Renewable Energy Applications

Elwy E. El-Kholy¹, Arafa S. Mansour¹, AL-Hassan H. Amer²

¹Electrical Engineering Department, Faculty of Engineering, Menoufia University, Egypt.

²Master D. Candidate (corresponding author: hassan_amer71@yahoo.com)

ABSTRACT

High-voltage gain DC–DC boost converter is very important because it is required in many industrial applications, and therefore becomes the focus of all researches nowadays. Conventional topologies is used to obtain high gain due to its advantages such as simple structure, simple control, and low cost but it must be operated at extreme duty cycle in order to obtain high voltage gain which leads to high semiconductors voltage stress, high switching loss, and diode reverse recovery problems that degrades the system performance, and cause a significant efficiency reduction. Using of Cascaded boost converter and switched inductor converter solve some of the problems appeared with conventional boost converter as they have higher voltage gain without working with high duty cycle like conventional one, but they have some problems such as higher losses, and lower efficiency that also degrades the system performance. This study presents a new non-isolated high voltage gain DC \ DC boost converter operating with a reasonable duty cycle by integrating dual boost converter with switched inductor structures. The presented converter operates with soft-switching ZVS mode for all switches, high voltage gain, and high efficiency. In order to prove the converter effectiveness, the theoretical analysis, operation principle, and simulation results are presented.

Keywords: Voltage gain, Boost, DC-DC, Dual boost, Switched inductor

1. Introduction

There is a great interest in renewable energy so that DC–DC converter with high voltage gain becomes necessary element in power conversion systems, because of an unregulated low-level DC voltage that needs to be stepped up to a higher-level using power electronic components to be suitable for practical applications such as uninterruptible power supplies, and photovoltaic systems [1].

The conventional boost converter is used to obtain high gain due to its advantages such as low cost, and simple structure but it is not suitable for the applications that needs high gain because the conventional boost converter needs to operate at large duty cycle, and a reverse-recovery problem appears [2].

Using of Cascaded boost converter and switched inductor converter solve some of the problems appeared with conventional boost converter as they have higher voltage gain without working with high duty cycle like conventional one, but they have some problems such as higher losses, and lower efficiency [3].

The use of isolated converter with a transformer such as forward converter overcomes the above problems, but it has some problems such as large size, and core saturation problem [4].

Another solution is to use multiple energy sources, the use of multilevel converter topologies such as the neutral-point clamped inverter [5].

Transformer-less DC–DC converter with large conversion ratios becomes an important subject of research in the past few decades, the circuits were extensions of the ĆUK converter with the advantages of high-power efficiency, and low switching losses, but extra capacitors require two extra transistors and one extra diode, and then large number of components [6].

A switched-capacitor stage was used along with a classical boost converter to have high gain. In particular, a 12–120 V_{dc} output converter processing 35 W of power, operating at 100 kHz, was reported in [7].

The step-up switching-mode converter with high gain using a switched-capacitor circuit avoids diode-reverse recovery problems, and good efficiency was

proposed in [8], but this idea is only suitable for low power applications.

A modified high step-up non isolated DC-DC converter for PV systems with high gain, high efficiency, and low switching losses is presented in [9] where it has been designed for the input voltage of 15 V_{dc} and an output of 150 V_{dc} with switching frequency of 24 KHz and 100 W output power, while having efficiency of 92.5 % at full load, but Unfortunately the duty cycle is (D = 0.8) and it still large value.

A switched inductor three-level DC-DC converter with high gain which converts the output voltage of the DC source into two voltage sources with the advantages of high efficiency, and low voltage semiconductors is presented in [10]. However, it's high voltage gain ($V_o/V_{in} > 7$) occurs at duty cycle (D > 0.6) which makes problems like diode reverse recovery.

In this paper, a new design of non-isolated high-voltage gain DC-DC boost converter by integrating dual boost converter with switched inductor structures is presented. The operating modes, analysis, and design of the proposed circuit is discussed. Simulation results are conducted to verify the validity of the proposed circuit.




Figure 1- Circuit configuration of the proposed converter

2. Circuit Description and Analysis

The high-gain transformer-less double-boost converter with switched inductor topology is shown in Fig. 1. In this section, a description of modes of operation at duty cycle D = 0.5 for the converter is introduced. For the analysis, the power losses are neglected. Since both converters are boost type, it is assumed that the output voltage across each capacitor C₁ and C₂ is higher than the input voltage source (V_S). It is also assumed that the converter operates in

the continuous conduction mode (CCM), both converters have identical duty cycles, and the output voltage for each converter has the same average value.

$$\text{Duty Cycle 1 (D}_1\text{)} = \text{Duty Cycle 2 (D}_2\text{)} = D \quad (1)$$

$$V_{C1} = V_{C2} \quad (2)$$

2.1 Operational modes

There are four modes of operations:

- Mode 1: $0 \leq t \leq t_1$ (S₁ is in the on state and S₂ is in the off state), (Fig. 2a):

In this mode, the switch (S₁) turns on, the switch (S₂) turns off, the diodes (D₃, D₄, D₅, D₇) are reversed biased and the diodes (D₁, D₂, D₆, D₈) are forward biased. The first switched inductors (L₁, L₂) are connected in parallel with each other and being charged through the input voltage source V_S and the current through them increases. The current through the second switched inductor (L₃, L₄) which connected in series with each other decreases and the voltage across it (-V_{C2} + V_S) as the diode D₈ closes the circuit by becoming forward biased. The load current I_o flows through the capacitor C₁ which is being discharged, and the input voltage source is in series with both the output capacitors and the load voltage is (V_{C1} + V_{C2} - V_S).

By applying Kirchhoff's voltage and current laws, the voltage and current equations for this mode can be written as:

$$V_{S2} = V_{C2}; V_{C1} = -V_{D7}; V_{C2} = V_S + V_{L3} + V_{L4}; V_o = V_{C1} + V_{L3} + V_{L4} = V_{C1} + V_{C2} - V_S \quad (3)$$

$$i_1 = i_3 + i_4; i_3 = i_{C2}; i_4 = i_{L1} + i_{L2} = i_{S1} = i_5; i_{C1} = i_o = i_2 - i_{C2}; i_2 = i_{L3} = i_{L4} = i_{C2} + i_o; i_o = i_2 - i_3 = i_{L3} - i_{C2} = i_{C1} \quad (4)$$

- Mode 2: $t_1 \leq t \leq t_2$ (S₁ is still in the on state and S₂ is still in the off state), (Fig. 2b):

In this mode, the switch (S₁) is still turn on, the switch (S₂) is still turn off, the diodes (D₃, D₄, D₅, D₆, D₇, D₈) are reversed biased and the diodes (D₁, D₂) are forward biased. The first switched inductors (L₁, L₂) are still connected in parallel with each other and being charged through the input voltage source V_{in} and the current through them still increasing. The current through the second switched inductor (L₃, L₄) became zero as the diodes (D₆, D₈) are reversed biased. The load current I_o flows through the capacitor C₁ and the capacitor C₂ which are being discharged, and the input voltage source is in series with both the output capacitors and the load voltage is (V_{C1} + V_{C2} - V_S). The voltage and current equations for this mode can be written as:

$$V_o = V_{C1} + V_{C2} - V_S \quad (5)$$

$$i_4 = i_3 + i_1 = i_5 = i_{S1} = i_{L1} + i_{L2}; i_{L1} = i_{L2};$$

$$i_o = i_{c1} = i_{c2} = i_3 = i_5 - i_1 = i_{L1} + i_{L2} - i_1 \quad (6)$$

- Mode 3: $t_2 \leq t \leq t_3$ (S_1 is in the off state S_2 is in the on state), (Fig. 2c):

In this mode, the switch (S_1) is off and the switch (S_2) is on. The diodes (D_1, D_2, D_6, D_8) are reversed biased and the diodes (D_3, D_4, D_5, D_7) are forward biased. The first switched inductors (L_1, L_2) are connected in series with each other, the voltage across them is $(-V_{c1} + V_S)$ as the diode D_7 closes the circuit by becoming forward biased and the current through them decreases. The second switched inductor (L_3, L_4) connected in parallel with each other to the input voltage source, the voltage across them (V_S) and the current through them starts to increase. The load current I_o flows through the capacitor C_2 which is being discharged, and the input voltage source is in series with both the output capacitors and the load voltage is $(V_{c1} + V_{c2} - V_S)$. The voltage and current equations for this mode can be written as:

$$V_{S1} = V_{C1} ; V_{C2} = -V_{D8} ; V_{C1} = V_S + V_{L1} + V_{L2} ; V_o = V_{C2} + V_{L1} + V_{L2} ; V_o = V_{c1} + V_{c2} - V_S \quad (7)$$

$$i_1 = i_3 + i_4 ; i_3 = i_{S2} - i_{c2} ; i_{S2} = i_3 + i_{c2} = i_{L3} + i_{L4} = i_2 ; i_4 = i_{L1} = i_{L2} = i_{C1} + i_o ; i_o = i_{C2} = i_{L1} - i_{C1} \quad (8)$$

- Mode 4: $t_3 \leq t \leq T_s$ (S_1 is still in the off S_2 on), (Fig. 2d):

In this mode, the switch (S_1) still off and the switch (S_2) still on. The diodes ($D_1, D_2, D_3, D_6, D_7, D_8$) are reversed biased and the diodes (D_4, D_5) are forward biased. The current through the first switched inductor (L_1, L_2) becomes zero as the diodes (D_3, D_7) are reversed biased. The second switched inductor (L_3, L_4) are still connected in parallel with each other and being charged through the input voltage source V_S and the current through them still increasing.

The load current I_o flows through the capacitor C_1 and the capacitor C_2 which are being discharged, and the input voltage source is in series with both the output capacitors and the load voltage is $(V_{c1} + V_{c2} - V_S)$.

$$V_o = V_{c1} + V_{c2} - V_S \quad (9)$$

$$i_1 = i_3 = i_{S2} - i_{c2} ; i_{L3} = i_{L4} ; i_{C1} = i_{C2} = i_o ; i_o = i_{S2} - i_1 ; i_{S2} = i_2 = i_{L3} + i_{L4} ; i_o = i_{L3} + i_{L4} - i_1 \quad (10)$$




Figure-2. Operation modes of the proposed converter

(a) Mode 1, (b) Mode 2, (c) Mode 3 and (d) Mode 4

2.2 Converter Analysis

Under assumption of each module operates in the CCM and it is a separate boost converter. Therefore, the voltages across the output capacitors are equals ($V_{C1} = V_{C2}$).

For one converter: during the on-state, the switch (S) is closed, which makes the input voltage (V_S) appear across the switched inductors, which causes a change in current (I_L) flowing through the switched inductors during a time period (t) by the formula:

$$\Delta I_{L-on} = (1/L) V_{in} \Delta t \quad (11)$$

Where L is the equivalent inductance of switched inductors.

At the end of the on-state, the increase of I_L is:

$$\Delta I_{L-on} = (1/L) \int_0^{DT} V_{in} \Delta t = (2/L) V_{in} (DT-0) \quad (12)$$

During the off-state, the switch (S) is open, so the inductor current flows through the load, if we consider zero voltage drop in the diode, and the capacitor id large enough for its voltage to remain constant, the evolution of (I_L) is:

$$V_{in} - V_c = L (di_L/dt) \quad (13)$$

Therefore, the variation of (I_L) during the off-period is: $\Delta I_{L-off} = (1/L) \int_{DT}^T (V_{in} - V_c) \Delta t = \frac{(V_{in}-V_o)}{2L} (T-DT) + k$

$$\Delta I_{L-off} = ((V_c - V_{in}) \ 2L) * T * (1-D) + (V_{in} D/L) T \quad (14)$$

As we consider that the converter operates in steady-state conditions, the amount of energy stored in each of its components has to be the same at the beginning and at the end of commutation cycle. In particular, the energy stored in the inductor is given by:

$$E = (1/2) L I_L^2$$

So, the inductor current has to be the same at the start and end of the commutation cycle.

This means the overall change in the current (the sum of the changes) is zero:

$$\Delta I_{L-on} + \Delta I_{L-off} = 0$$

Substituting ΔI_{L-on} and ΔI_{L-off} by their expressions yields:

$$(2V_{in} \ / \ L) DT + [(V_{in} - V_c) \ 2L] T (1-D) + (V_{in} D/L) T = 0$$

$$(V_c \ / \ V_{in}) = [(1+4D) \ (1-D)] \quad (15)$$

The voltage across the output capacitors C_1 and C_2 can be expressed as:

$$V_{c1}=V_{c2}=[(1+4D) \ (1-D)] V_{in} \quad (16)$$

As we will explain through the description of the various modes of operation, the two output capacitors are always in series with the input voltage source and therefore the output voltage can be expressed as:

$$V_o = V_{c1} + V_{c2} - V_{in} \quad (17)$$


From eqs. (16) and (17), the voltage gain of the proposed converter can be obtained by:

$$V_o \ / \ V_{in} = [(1+9D) \ (1-D)] \quad (18)$$

The input current can be obtained from applying Kirchoff's current law on the input side in Fig. 1:

$$i_1 = i_3 + i_4 ; i_2 = i_3 + i_o$$

$$i_1 = i_2 + i_4 - i_o ; i_2 = i_3 + i_o \quad (19)$$







Figure 3- Key waveforms of the proposed converter for (D = 0.5)

3. Simulation Results

The duty cycle is calculated to be (0.5). The key operating waveforms of the converter with the specifications provided in Table (1) generated through computer simulation are presented in Fig. 3. PSIM software has been used to generate the waveforms and the presented results. Figs. 4 and 5 illustrate the effectiveness and the good performance of the proposed circuit.

Table 1- Converter component specifications

Devices	Value
Inductances (L_1, L_2, L_3, L_4)	400 μ H
Capacitances (C_1, C_2)	4.7 μ F
Power switches (S_1, S_2)	N ϵ FDH 0.1
Diodes ($D_1, D_2, D_3, D_4, D_5, D_6, D_7, D_8$)	RHRG 0.1
Input voltage (V_S)	24 V
Output voltage (V_O)	272 V
Switching frequency (F_S)	KHz10
Duty Cycle (D)	0.5




Figure 4- Input and Output Voltages of the proposed converter




Figure 5- Measured efficiency of the proposed converter

Table 2- comparison between previous techniques and the proposed one

	Single boost converter (D = 0.825)	Two-interleaved boost converter (D = 0.825)	Floating output interleaved input boost converter (D = 0.7)	The proposed converter (D = 0.32)
	[11]	[11]	[11]	
Switches	Number	1	2	2
	V_{pk} (V)	200	200	119
	I_{rms} (A)	26	13	14
	Switch utilization factor $(\frac{V_o * I_o}{n * V_{pk} * I_{pk}})$	0.17	0.32	0.48
				0.45
Diodes	Number	1	2	2
	V_{pk} (V)	200	200	119
	I_{rms} (A)	5	2.5	5
	Diode utilization factor $(\frac{V_o * I_o}{n * V_{pk} * I_{pk}})$	0.17	0.32	0.48
				0.25
Inductors	Number	1	2	2
	L	$562 \mu H \times 1$	$450 \mu H \times 2$	$300 \mu H \times 2$
	I_{rms} (A)	28.6	14.3	16.7
	Total Energy Volume (LI^2)	0.46	0.18	0.16
				0.115
Capacitors	Number	1	1	2
	C	$35 \mu F \times 1$	$15 \mu F \times 1$	$17 \mu F \times 2$
	V_{avr} (V)	200	200	117
	Total Energy Volume (CV^2)	1.4	0.6	0.46
				0.136

To validate the good performance of the proposed circuit, a comparison between previous techniques and the proposed circuit is introduced in Table 2.

The comparison is performed for the following specifications: $V_{in} = 35 V_{dc}$; $V_o = 200 V_{dc}$; $F_S = 60$ KHz for all converters.

3.1 From the information presented in Table (2), the following observations can be made:

- The switch and diode voltage ratings of the proposed converter are 59 % and 58.5 % of those of the conventional converters, but the switch and diode voltage ratings of the proposed converter is 99.1 % and 98.3 % of the interleaved-input boost-derived DC–DC high-gain transformer-less converter. Therefore, lower on-drop devices can be achieved for the proposed converter, leading to reduced conduction losses.
- The switch utilization factor are 2.64 times and 1.4 times higher than those of the single boost converter and the two-interleaved boost converter, respectively, and the switch utilization factor is 0.94 times of the interleaved-input boost-derived DC–DC high-gain transformer-less converter. Therefore, the cost of the switching devices of the proposed converter is the lower than of the single boost converter and the two-interleaved boost converter.
- The diodes utilization factors are 1.47, 0.78, and 0.52 times of those of the single boost converter, the two-interleaved boost converter, and the interleaved-input boost-derived DC–DC high-gain transformer-less converter, respectively. This is because there are 8 diodes in the proposed converter.
- Since the input currents are divided, the total inductor energy volumes of the proposed converter is less than of that of the single boost converter by 4 times, and less than of the two interleaved boost converter by 1.56 times, and less than of the interleaved-input boost-derived DC–DC high-gain transformer-less converter by 1.39 times even though it require four inductors.
- The capacitor voltage rating of the proposed converter is 60.15 % of those of the conventional converter and two-interleaved boost converter, and 102.8% of the interleaved-input boost-derived DC–DC high-gain transformer-less converter. Even though the proposed converter requires two capacitors, the total energy volume of the capacitor is only 9.7 %, 22.7 %, and 29.6 % of the single boost converter, the two-interleaved boost converter, and the interleaved-input boost-derived DC–DC high-gain transformer-less converter, respectively.

- Therefore, the volume and cost of the proposed converter will be reduced compared to the single boost converter even though it requires four times as many components. Moreover, when compared to the conventional boost converter, the proposed converter shows higher switch and diode utilization factors and lower energy volume of the passive components since it requires smaller duty cycle for the same design specification, and when compared to two interleaved boost converter, the proposed converter shows higher switch utilization factor, but lower diode utilization factor and lower energy volume of the passive components since it requires smaller duty cycle for the same design specification. Also, when compared to the interleaved-input boost-derived DC–DC high-gain transformer-less converter, the proposed converter shows a lower switch and diode utilization factors by a small difference and lower energy volume of the passive components since it requires smaller duty cycle for the same design specification.

4. Conclusions

A new high voltage gain converter with continuous input current has been proposed. The analysis and design of the basic high-gain interleaved boost converter with switched inductors are also provided. The proposed DC–DC converter is a non-isolated one, which extends the voltage from 24 V_{dc} input voltage to 272 V_{dc} output voltage at power rating of 69 W without using transformer which reduces the voltage stress of the switches, provides low input current ripple and raises the overall efficiency, but it has 4 inductors and 8 diodes which affect the price of the converter. Simulation results taken from a PSIM software operating at 10 kHz, and duty cycle, D, equal to 0.5 to confirm the principles of operation of the converter. Thus, the idea of integrating converters in a single-stage seems to be promising on the path to obtain additional topologies feasible to photovoltaic and fuel cell applications.

5. References

- [1] F. Blaabjerg, Z. Chen, S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems", *IEEE Trans. Power Electron.*, Vol. 19, No. 5, September 2004, pp. 1184-1194.
- [2] H. Renaudineau, J.p. Martin, B. Nahid-Mobarakeh, S. Pierfederici, "DC-DC Converters Dynamic Modelling with State Observer-Based Parameter Estimation" *IEEE Trans. Power Electron.*, Vol. 30, No. 6, June 2015, pp. 3356-3363.
- [3] R. Haroun, A. El Aroudi, et al., "Impedance matching in photovoltaic systems using cascaded boost converters and sliding mode control", *IEEE Trans. Power Electron.* Vol. 30, No. 6, June 2015, pp. 3185-3199.
- [4] Y. Xue, L. Chang, S. B. Kjaer., J. Bordonau, T. Shimizu, "Topologies of single-phase inverters for small distributed power generators: an overview", *IEEE Trans. Power Electron.*, Vol. 19, No. 5, September 2004, pp. 1305- 1314.
- [5] M. Reinhardt, P. Mutschler, "Inverters without transformer in grid connected photovoltaic applications". *Proc. 6th European Conf. on Power Electronics and Applications (EPE'95)*, Sevilla, vol. 3, September 1995, pp. 3086-3091.
- [6] R. D. Middlebrook, "Transformer less DC-to-DC converters with large conversion ratios", *IEEE Trans. Power Electron.*, Vol. 3, No. 4, October 1988, pp. 484-488.
- [7] G.V.T. Bascope, I. Barbi, "Generation of a family of non-isolated DC–DC PWM converters using new three-state switching cells", *IEEE 31st Ann. Power Electron. Spec. Conf.*, Galway, Ireland, June 2000, pp. 858-863.
- [8] O. Abutbul, A. Gherlitz, Y. Berkovich, A. Ioinovici, "Boost converter with high voltage gain using a switched capacitor circuit", *IEEE Int. Symp. on Circuits and Systems, ISCAS* June 2003, pp. 296-299.
- [9] S. Saravanan, N. R. Babu, "A modified high step-up non isolated DC-DC converter for PV application", *journal of applied research and technology*, Vol. 15, No. 1, June 2017.
- [10] E. Salary, M. R. Banaei, A. Ajami, "Analysis of Switched Inductor Three-Level DC/DC Converter", *Journal of Operation and Automation in Power Engineering, PESC'00*, Vol. 6, No. 1, June 2018, pp.126-134.
- [11] S. Choi, V.G. Agelidis, J. Yang, D. Coutellier, P. Marabeas, "Analysis, design and experimental results of a floating-output interleaved-input boost-derived DC–DC high-gain transformer-less converter", *IET Power Electronics*, Vol. 4, No.1, February 2011, pp. 168-180.