Menoufia University
Faculty of Electronic Eng.
3rd year, CSE Dept.
CSE217
Elective Course IV.

With my best wishes



Midterm exam (2nd Term)
<u>Time: 60 min</u>
<u>Full mark = 20</u>

Date: 3/4/2019 Dr. Marwa A. Radad



Answer the following questions: (a) What are the three steps in VHDL to construct a circuit in a programmable device? (b) Convert the following combinational equations into PLA-based circuit; Use single PLA chip. (PLA consists of programmable ANDs followed by programmable ORs). F1 = a'.b + aF2 = a.b' + a'Draw your circuit design here → F3 = a ⊕ b Use the following TYPE definitions and SIGNAL declarations to (a) Determine legal and illegal statements: solve (a) & (b): $x(0) \le y(1)(2); --___$ TYPE row IS ARRAY (7 DOWNTO 0) OF STD_LOGIC; x(2) <= w(2)(1); --____ TYPE array1 IS ARRAY (0 TO 3) OF row; w(3,0) <= v(0)(3); --____ TYPE array2 IS ARRAY (0 TO 3) OF STD LOGIC VECTOR(7 DOWNTO 0); $x \le v(1);--$ TYPE array3 IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD_LOGIC; $y(1)(7 DOWNTO 3) \le x(4 DOWNTO 0);$ --____ -----Beside each SIGNAL write its dimensionality-----if(e>d) -b sra 1 --SIGNAL x: row; -f sll -1 --___ SIGNAL y: array1;--___ SiGNAL v: array2;--__ (b) Fill the following blanks: x1 <= b XOR c; -> x1 <= SIGNAL w: array3;-x2 <= b sll 2; -> x2 <= ___ SIGNAL a : BIT := '1';--_ x3 <= b sla 2; -> x3 <= ___ SIGNAL b : BIT_VECTOR (3 DOWNTO 0) := "1100";--__ d <= (5=>'0', OTHERS=>'1'); -> d<= SIGNAL c : BIT VECTOR (3 DOWNTO 0) := "0010";-d'HIGH -> SIGNAL d : BIT_VECTOR (7 DOWNTO 0);--____ c'LEFT -> ___ d'LENGTH -> SIGNAL e: INTEGER RANGE 0 TO 255;--_ b'RANGE -> SIGNAL f: INTEGER RANGE -128 TO 127;--Third question:....(6 Marks) (a) Write VHDL code to implement the circuit in fig.1. (b) Write VHDL code to implement Generic Parity Detector (fig.2). The circuit must provide Output '0' when the number of '1's in the input vector is even, OR output '1' otherwise. DEF PARITY → output DETECTOR Fig1 Fig2

(Use the back of the paper)